projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0c05128) | patch
[RISCV] Fix selection for some unmasked vp SDNode.
authorJianjian GUAN <jacquesguan@me.com>
Tue, 30 May 2023 04:31:36 +0000 (12:31 +0800)
committerJianjian GUAN <jacquesguan@me.com>
Wed, 31 May 2023 01:54:44 +0000 (09:54 +0800)
commit62307f6d4e449e66a662e4ed79547e616a6f41ca
tree82cb85ed67017d646983c5ba272485f59a3364f9tree | snapshot
parent0c05128aeaf8611f835ee59f96467100e1bec6dccommit | diff
[RISCV] Fix selection for some unmasked vp SDNode.

Make unmasked vp_ftrunc, vp_fceil, vp_floor and vp_fround select to unmasked instruction.

Reviewed By: frasercrmck

Differential Revision: https://reviews.llvm.org/D151676
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll diff | blob | history
Domain: System / Toolchain;