projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a6bd125) | patch
[Hexagon] Don't generate short vectors in ISD::SELECT in preprocessing
authorKrzysztof Parzyszek <kparzysz@quicinc.com>
Tue, 11 Feb 2020 21:17:22 +0000 (15:17 -0600)
committerKrzysztof Parzyszek <kparzysz@quicinc.com>
Tue, 11 Feb 2020 21:27:33 +0000 (15:27 -0600)
commit61ca996e79bbde58623320ea1f35423ef8a0aa64
tree1b3428404976068787a501d60e8fd7398d496d40tree | snapshot
parenta6bd1256ce8ae5d5faf66a2ed198e0bc8674ee97commit | diff
[Hexagon] Don't generate short vectors in ISD::SELECT in preprocessing

Selection DAG preprocessing runs long after legalization, so make sure
that the types can be handled by the selection code.
llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/Hexagon/isel-select-v4i8.ll [new file with mode: 0644] blob
Domain: System / Toolchain;