projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f106fe5) | patch
[RISCV][VP][NFC] Add tests for VP_SREM and VP_UREM
authorFraser Cormack <fraser@codeplay.com>
Wed, 5 May 2021 12:11:11 +0000 (13:11 +0100)
committerFraser Cormack <fraser@codeplay.com>
Wed, 5 May 2021 12:13:34 +0000 (13:13 +0100)
commit61a46375a25b817da8657378b3fbd707a5e54771
treed80e4e57b02e37140e87decf3f41dfeca152d595tree | snapshot
parentf106fe5f23deb66092ab2a846a31d4c0931fa0a5commit | diff
[RISCV][VP][NFC] Add tests for VP_SREM and VP_UREM

As agreed in D101826, these are follow-up tests for the RISC-V VP
support.
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll [new file with mode: 0644] blob
Domain: System / Toolchain;