projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e841bd5) | patch
[RISCV] Add test cases for missed opportunities to use fcvt.*.w(u) instructions on...
authorCraig Topper <craig.topper@sifive.com>
Sun, 24 Jan 2021 19:23:25 +0000 (11:23 -0800)
committerCraig Topper <craig.topper@sifive.com>
Sun, 24 Jan 2021 21:48:29 +0000 (13:48 -0800)
commit60ebf6408e965635deb94bcdead8ac9451bf0ee9
treea42084ce6f9d554c9169b145075e9613777e35d9tree | snapshot
parente841bd5f335864b8c4d81cbf4df08460ef39f2aecommit | diff
[RISCV] Add test cases for missed opportunities to use fcvt.*.w(u) instructions on RV64 when input is known to be extended from i8/i16.
llvm/test/CodeGen/RISCV/double-convert.ll diff | blob | history
llvm/test/CodeGen/RISCV/float-convert.ll diff | blob | history
llvm/test/CodeGen/RISCV/half-convert.ll diff | blob | history
Domain: System / Toolchain;