projects / platform / upstream / tvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c3e9d0f) | patch
[VTA] [Chisel] Improved Data Gen, Added ALU Test (#3743)
authorBenjamin Tu <tu.benjamin1115@gmail.com>
Tue, 13 Aug 2019 16:58:32 +0000 (09:58 -0700)
committerThierry Moreau <moreau@uw.edu>
Tue, 13 Aug 2019 16:58:32 +0000 (09:58 -0700)
commit5f9c5e43020a602427b7995afb9eedf2b695eea8
treef88d1a006686874fe2e0d9bc6bbdc8b69c0e8e6ctree | snapshot
parentc3e9d0f312c78d8ab6e30c4a8c458b671e50386acommit | diff
[VTA] [Chisel] Improved Data Gen, Added ALU Test (#3743)

* added alutest

* fix indent

* name change for cycle

* improved data gen and infra

* added alutest

* fix indent

* name change for cycle

* improved data gen and infra

* fix space

* fix indent

* fixes

* aluRef

* fix randomarary

* add

* Revert "add"

This reverts commit 87077daebbe055dee11f80e37da3a6291138e0f0.

* Revert "fix randomarary"

This reverts commit df386c1e660eb6ebcff1a1f905610573676f1589.

* Revert "aluRef"

This reverts commit 8665f0d4a7b12b796b2cb1ca6bf9cfe5613ee389.

* should fix dlmc-core
vta/hardware/chisel/.gitignore [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorAlu.scala diff | blob | history
vta/hardware/chisel/src/test/scala/unittest/AluTest.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/test/scala/unittest/Launcher.scala diff | blob | history
vta/hardware/chisel/src/test/scala/unittest/MvmTest.scala diff | blob | history
vta/hardware/chisel/src/test/scala/unittest/utils/Helper.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/test/scala/unittest/utils/RandomArray.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/test/scala/unittest/utils/TestRunner.scala [moved from vta/hardware/chisel/src/test/scala/unittest/TestRunner.scala with 99% similarity] diff | blob | history
Domain: Machine Learning / ML Framework;