projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: af5e5c4) | patch
[AMDGPU] Correctly set IsKill flag for VGPR spills in the prolog
authorChristudasan Devadasan <Christudasan.Devadasan@amd.com>
Sun, 17 Apr 2022 12:14:39 +0000 (17:44 +0530)
committerChristudasan Devadasan <Christudasan.Devadasan@amd.com>
Sat, 17 Dec 2022 06:18:44 +0000 (11:48 +0530)
commit5ebe91fcb2a19ca58bb7a2ef97e8a33a85f3ce77
tree7ec2a677a171fda6d1ac7ba56e740f279d2a8ed3tree | snapshot
parentaf5e5c40ff73ca66e699c271e602a451a4d586a8commit | diff
[AMDGPU] Correctly set IsKill flag for VGPR spills in the prolog

We always assume the vector register is dead or killed while
inserting the VGPR spills in the prolog. It is not always
true. Used the entry block liveIn data while setting the flag.

Reviewed By: arsenm

Differential Revision: https://reviews.llvm.org/D124194
llvm/lib/Target/AMDGPU/SIFrameLowering.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/av_spill_cross_bb_usage.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/csr-sgpr-spill-live-ins.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr-carry-out.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr-gfx9.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/spill-reg-tuple-super-reg-use.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/track-spilled-vgpr-liveness.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/use_restore_frame_reg.mir diff | blob | history
Domain: System / Toolchain;