review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Nikita Popov <npopov@redhat.com>
	Mon, 19 Dec 2022 11:13:38 +0000 (12:13 +0100)
committer	Nikita Popov <npopov@redhat.com>
	Mon, 19 Dec 2022 11:36:19 +0000 (12:36 +0100)
commit	5ddce70ef0e5a641d7fea95e31fc5e2439cb98cb
tree	828da33498a0190822e58acc114a9d3f979b5124	tree \| snapshot
parent	cb7ae7716da9989b8372b2d05cf22e6f91fdc6ef	commit \| diff

[AArch64] Convert some tests to opaque pointers (NFC)

778 files changed:

llvm/test/CodeGen/AArch64/128bit_load_store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/2s-complement-asm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/GlobalISel/invoke-region.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/PBQP-chain.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/PBQP-coalesce-benefit.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/Redundantstore.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/a57-csel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-2014-08-11-MachineCombinerCrash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-2014-12-02-combine-soften.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-DAGCombine-findBetterNeighborChains-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-a57-fp-load-balancing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-address-type-promotion-assertion.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-address-type-promotion.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-addv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-be-bv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-bf16-ldst-intrinsics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-checkMergeStoreCandidatesForDependencies.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-codegen-prepare-atp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-dynamic-stack-layout.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-fix-cortex-a53-835769.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-fold-lslfast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-insert-subvector-undef.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-load-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-minmaxv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-mops-consecutive.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-mops.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-mull-masks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-sched-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-signedreturnaddress.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-smull.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-split-and-bitmask-immediate.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-stp-cluster.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-tail-dup-size.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-tbz.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-tryBitfieldInsertOpFromOr-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-unroll-and-jam.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-vcvtfp2fxs-combine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-vectorcombine-invalid-extract-index-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-vuzp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64_f16_be.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64_win64cc_vararg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/addcarry-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/addr-of-ret-addr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/addsub-shifted.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/addsub.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/analyzecmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/and-mask-removal.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/and-sink.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/andorbrcompare.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/argument-blocks-array-of-struct.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2011-03-09-CPSRSpill.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2011-03-17-AsmPrinterCrash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2011-03-21-Unaligned-Frame-Index.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2011-04-21-CPSRBug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2011-10-18-LdStOptBug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-01-11-ComparisonDAGCrash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-05-07-MemcpyAlignBug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-05-09-LOADgot-bug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-05-22-LdStOptBug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-06-06-FPToUI.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2012-07-11-InstrEmitterBug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2013-01-23-frem-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2013-01-23-sext-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-2013-02-12-shufv8i8.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-aapcs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-abi-varargs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-abi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-abi_align.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-addr-mode-folding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-addr-type-promotion.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-addrmode.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-alloc-no-stack-realign.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-alloca-frame-pointer-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-andCmpBrToTBZ.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-arm64-dead-def-elimination-flag.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-assert-zext-sext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-atomic-128.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-atomic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-bcc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-endian-bitconverts.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-endian-eh.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-endian-varargs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-endian-vector-caller.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-imm-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-big-stack.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-bitfield-extract.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-blockaddress.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-build-vector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-builtins-linux.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-call-tailcalls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-cast-opt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ccmp-heuristics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ccmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-coalesce-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-codegen-prepare-extload.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-collect-loh-garbage-crash.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-collect-loh-str.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-const-addr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-convert-v4f64.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-copy-tuple.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-cse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-csel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-csldst-mmo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-custom-call-saved-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-dagcombiner-dead-indexed-load.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-dagcombiner-load-slicing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-dead-def-frame-index.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-dup.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-early-ifcvt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-extend.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-extload-knownzero.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-addr-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-br.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-call.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-conversion.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-gv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-icmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-indirectbr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-intrinsic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-ret.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fast-isel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fastcc-tailcall.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fastisel-gep-promote-before-add.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fma-combines.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fml-combines.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fmuladd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fold-address.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fold-lsl.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fp128-folding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-fp128.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-global-address.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-hello.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-i16-subreg-extract.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-indexed-memory.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-indexed-vector-ldst-2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-indexed-vector-ldst.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-inline-asm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-instruction-mix-remarks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-jumptable.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-large-frame.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ld-from-st.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ld1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ldp-aa.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ldp-cluster.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ldur.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-ldxr-stxr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-memcpy-inline.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-memset-inline.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-memset-to-bzero-pgso.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-memset-to-bzero.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-misaligned-memcpy-inline.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-misched-memdep-bug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-misched-multimmo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-mte.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-narrow-st-merge.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-neon-copyPhysReg-tuple.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-neon-simd-ldst-one.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-neon-vector-list-spill.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-neon-vector-shuffle-extract.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-nvcast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-pic-local-symbol.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-platform-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-prefetch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-preserve-most.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-promote-const.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-redzone.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-register-offset-addressing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-regress-interphase-shift.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-reserve-call-saved-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-reserved-arg-reg-call-error.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-return-vector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-returnaddr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-rev.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-scaled_iv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-scvt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-setcc-int-to-fp-combine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-shrink-wrapping.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-sitofp-combine-chains.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-sli-sri-opt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-spill-lr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-spill-remarks-treshold-hotness.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-spill-remarks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-spill.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-srl-and.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-st1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-stack-no-frame.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-stacksave.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-storebytesmerge.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-stp-aa.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-stp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-strict-align.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-stur.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-this-return.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-tls-darwin.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-tls-dynamic-together.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-tls-local-exec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-triv-disjoint-mem-access.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-trn.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-trunc-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-umaxv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-uminv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-unaligned_ldst.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-uzp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vaargs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vabs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vadd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-variadic-aapcs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vbitwise.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vcmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vcnt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vcombine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vcvt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vecCmpBr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vector-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vector-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vector-insertion.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vector-ldst.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vhadd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vhsub.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-virtual_base.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vmax.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vmul.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-volatile.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vqadd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vqsub.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vselect.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vshift.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vshr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vshuffle.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vsqrt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vsra.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-vsub.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-weak-reference.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-windows-calls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-windows-tailcall.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-xaluo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-zeroreg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-zextload-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64-zip.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-addrs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-atomics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-fastisel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-frame-pointers.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-gep-sink.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-memcpy.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-neon.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-null.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-pointer-extend.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-stack-pointers.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-tls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32-va.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64_32.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/arm64ec-varargs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/assertion-rc-mismatch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomic-ops-ldapr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomic-ops-lse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomic-ops-not-barriers.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomic-ops.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomicrmw-O0.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/atomicrmw-xchg-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/basic-pic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bcmp-inline-small.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bf16-shuffle.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bf16.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bfis-in-loop.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/big-callframe.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bitfield-extract.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bitfield-insert-0.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bitfield-insert.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bitfield.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/blockaddress.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bool-loads.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/br-cond-not-merge.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/br-to-eh-lpad.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/br-undef-cond.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-folder-merge-mmos.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-relax-alignment.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-relax-bcc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-relax-cbz.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-target-enforcement-indirect-calls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/breg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bswap-known-bits.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/bti-branch-relaxation.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/build-one-lane.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/build-pair-isel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/byval-type.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/call-rv-marker.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/callbr-asm-label.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/callbr-asm-obj-file.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/callee-save.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cfguard-checks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cfguard-module-flag.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cgp-trivial-phi-node.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cgp-usubo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmp-bool.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmp-frameindex.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmpwithshort.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmpxchg-O0.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmpxchg-idioms.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cmpxchg-lse-even-regs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/code-model-large-abs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/code-model-tiny-abs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/combine-andintoload.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/combine-comparisons-by-cse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/compare-branch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/complex-copy-noneon.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/complex-int-to-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/concat-vector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cond-br-tuning.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cond-sel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/consthoist-gep.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/convertphitype.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/copyprop.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/csel-zero-float.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/csr-split.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cxx-tlscc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dag-ReplaceAllUsesOfValuesWith.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dag-combine-invaraints.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dag-combine-lifetime-end-store-typesize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dag-combine-select.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/darwinpcs-tail.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dbg-declare-tag-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dbg-value-tag-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/div-rem-pair-recomposition-signed.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/div-rem-pair-recomposition-unsigned.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dllexport.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dllimport.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dp-3source.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dp1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dp2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/dwarf-cfi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/eh_recoverfp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ehcontguard.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/elf-globals-pic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/elf-globals-static.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/elf-preemption.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/eliminate-trunc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/emutls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/emutls_generic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/expand-select.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/extern-weak.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/extract-bits.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/extract-lowbits.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/f16-convert.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/f16-instructions.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fadd-combines.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/falkor-hwpf-fix.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/falkor-hwpf.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-address-extends.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-addressing-modes.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-atomic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-branch-cond-mask.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-branch-uncond-debug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-call-return.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-cbz.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-cmpxchg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-erase.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-gep.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-int-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-int-ext2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-int-ext3.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-int-ext5.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-memcpy.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fastisel-debugvalue-undef.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fcopysign.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/flags-multiuse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/floatdp_2source.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fold-global-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp-cond-sel.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp-const-fold.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp128-folding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp16-v4-instructions.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp16-v8-instructions.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp16-vector-load-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fp16-vector-nvcast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fpimm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/frameaddr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/framelayout-unaligned-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/free-zext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/func-argpassing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/func-calls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/funclet-local-stack-size.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/funclet-match-add-sub-stack.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/funcptr_cast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/gep-nullptr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ghc-cc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-alignment.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-3.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-4.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-group-by-use.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-hidden-minsize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-ignore-single-use-minsize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-ignore-single-use.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge-minsize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/global-merge.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/got-abuse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/half.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/hwasan-check-memaccess.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/hwasan-prefer-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/i1-contents.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/i128-align.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/i128_volatile_load_store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/illegal-float-ops.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ilp32-tlsdesc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ilp32-va.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/implicit-null-check.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/init-array.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inline-asm-blockaddress.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inline-asm-constraints-bad-sve.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inline-asm-globaladdress.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inline-asm-multilevel-gep.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inlineasm-S-constraint.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inlineasm-illegal-type.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/inlineasm-output-template.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/insert-extend.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/insert-subvector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/int-to-fp-no-neon.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/intrinsics-memory-barrier.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/irg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/irg_sp_tagp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/landingpad-ifcvt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/large-stack-cmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/large-stack.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldp-stp-scaled-unscaled-pairs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-opt-after-block-placement.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-opt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-paired-aliasing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-regoffset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-unscaledimm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-unsignedimm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ldst-zero.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/literal_pools_float.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/llvm-masked-gather-legal-for-sve.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/llvm-masked-scatter-legal-for-sve.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/load-combine-big-endian.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/load-combine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/load-store-forwarding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/local_vars.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/logical-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/logical_shifted_reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/loop-micro-op-buffer-size-t99.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/lower-ptrmask.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/lowerMUL-newload.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ls64-inline-asm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ls64-intrinsics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-combiner-madd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-copy-prop.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-copy-remove.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-noredzone.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-outline-bti.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-remarks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-cfi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-diff-scope-same-key.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-non-leaf.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-same-scope-diff-key.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-same-scope-same-key-a.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-same-scope-same-key-b.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-sp-mod.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-subtarget.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-thunk.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-retaddr-sign-v8-3.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-tail.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-throw.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner-thunk.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-outliner.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine-sink-kill-flags.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine_cse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/machine_cse_illegal_hoist.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/macho-global-symbols.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/memcpy-f128.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/memset-inline.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/memset-vs-memset-inline.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/memset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/memsize-remarks.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/merge-store-dependency.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/merge-trunc-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/mergestores_noimplicitfloat.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/midpoint-int.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/min-max.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/mingw-refptr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-fusion-addadrp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-fusion-addr-tune.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-fusion-addr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-fusion-aes.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-fusion-lit.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/misched-stp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/movw-consts.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/movw-shift-encoding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/multi-vector-store-size.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-addlv.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-dotpattern.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-dotreduce.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-fpextend_f16.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-fpround_f128.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-sad.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-truncstore.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/neon-vmull-high-p64.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/nest-register.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/no-quad-ldp-stp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/no_cfi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/nontemporal-load.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/nontemporal.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/nzcv-save.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/optimize-cond-branch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/optimize-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/overeager_mla_fusing.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pacbti-llvm-generated-funcs-1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pacbti-llvm-generated-funcs-2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/paired-load.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/partial-pipeline-execution.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pcsections.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/peephole-and-tst.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pic-eh-stubs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pie.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/popcount.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/postra-mi-sched.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pr27816.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pr33172.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pr51476.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/preferred-alignment.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/prefixdata.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pull-binop-through-shift.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/pull-conditional-binop-through-shift.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ragreedy-csr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/rand.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/redundant-copy-elim-empty-mbb.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/regress-tail-livereg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/regress-tblgen-chains.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/regress-w29-reserved-with-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/relaxed-fp-atomics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/remat.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/reserveXreg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/returnaddr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/rm_redundant_cmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/rotate.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sadd_sat_vec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sched-past-vector-ldst.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sdag-store-merging-bug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/seh-finally.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/seh_funclet_x1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/select_cc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/semantic-interposition-asm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/setcc-type-mismatch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/setjmp-bti-no-enforcement.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/setjmp-bti-outliner.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/setjmp-bti.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/settag-merge-order.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/settag-merge.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/settag.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/shift-amount-mod.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/shift-by-signext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/shift-logic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/shrink-wrap.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/shrink-wrapping-vla.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sibling-call.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sign-return-address-cfi-negate-ra-state.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/speculation-hardening-loads.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/speculation-hardening-sls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/speculation-hardening.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sponentry.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sqrt-fastmath.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/ssub_sat_vec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-guard-remat-bitcast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-guard-sysreg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-guard-vaarg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-protector-musttail.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-protector-target.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-dbg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-ex-1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-musttail.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-setjmp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-split-lifetime.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-stack-coloring.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-unchecked-ld-st.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging-untag-placement.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack-tagging.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stack_guard_remat.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stackguard-internal.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stackmap-dynamic-alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stackmap-frame-setup.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/statepoint-call-lowering-lr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/statepoint-call-lowering-sp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/statepoint-call-lowering.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/stgp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/store_merge_pair_offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/storepairsuppress_minsize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/strqro.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/strqu.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/subs-to-sub-opt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-calling-convention-mixed.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-coalesce-ptrue-intrinsics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-fix-length-and-combine-512.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-fold-vscale.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-gather-scatter-addr-opts.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-contiguous-prefetches.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ff-gather-loads-32bit-scaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ff-gather-loads-32bit-unscaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ff-gather-loads-64bit-scaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ff-gather-loads-64bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-32bit-scaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-32bit-unscaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-64bit-scaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-64bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-gather-prefetches-scalar-base-vector-indexes.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1-addressing-mode-reg-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1ro-addressing-mode-reg-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1ro-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ld1ro.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-ldN-sret-reg+reg-addr-mode.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-loads-ff.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-loads-nf.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-mask-ldst-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-32bit-scaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-32bit-unscaled-offsets.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-64bit-scaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-scatter-stores-64bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-st1-addressing-mode-reg-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-st1-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-st1.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-stN-reg-reg-addr-mode.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-ld-post-inc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-ld1-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-ld1r.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-32b-signed-scaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-32b-signed-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-32b-unsigned-scaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-32b-unsigned-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-64b-scaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-64b-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-legalize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-vec-plus-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-gather-vec-plus-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-32b-scaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-32b-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-64b-scaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-64b-unscaled.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-legalize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-vec-plus-imm.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-masked-scatter-vec-plus-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-merging-stores.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-pred-contiguous-ldst-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-pred-non-temporal-ldst-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-punpklo-combine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-redundant-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-setcc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-st1-addressing-mode-reg-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-bitcast.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-concat.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-ext-loads.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-extract-subvector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-extract-vector-elt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-convert.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-extend-trunc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-fma.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-minmax.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-reduce.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-rounding.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-to-int.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-insert-vector-elt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-arith.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-div.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-extends.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-log.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-minmax.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-mulh.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-reduce.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-rem.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-shifts.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-to-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-loads.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-masked-load.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-masked-store.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-rev.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-sdiv-pow2.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-shuffle.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-splat-vector.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-stores.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-trunc-stores.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-trunc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-trunc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-varargs-callee-broken.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-varargs-caller-broken.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-varargs.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve-vscale-attr.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-contiguous-conflict-detection.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-gather-loads-32bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-gather-loads-64bit-scaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-gather-loads-64bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-scatter-stores-32bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-scatter-stores-64bit-scaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/sve2-intrinsics-nt-scatter-stores-64bit-unscaled-offset.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-async-pei.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-async-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-async-unwind.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-async-win.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-async.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-dynamic-async-frame.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-error.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swift-return.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swifterror.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swiftself-scavenger.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swiftself.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swifttail-arm64_32.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/swifttail-call.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tagged-globals-pic.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tagged-globals-static.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tagp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-bitcast-memcpy.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-explicit-sret.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-implicit-sret.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-mem-intrinsics.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-ssp-split-debug.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall-string-rvo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailcall_misched_graph.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/taildup-cfi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tailmerging_in_mbp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tbi.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tbl-loops.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tbz-tbnz.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/tst-br.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/typepromotion-overflow.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/typepromotion-phisret.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/typepromotion-signed.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/uadd_sat_vec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/uaddo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/umulo-128-legalisation-lowering.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/unwind-preserved.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/usub_sat_vec.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/v8.4-atomic-128.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vararg-tallcall.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vcvt-oversize.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vec_uaddo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vec_umulo.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vecreduce-fadd.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vector-gep.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vector-insert-shuffle-cycle.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vector_merge_dep_check.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vldn_shuffle.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/volatile-combine.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/vselect-ext.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win-alloca-no-stack-probe.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win-alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win-tls.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win64-no-uwtable.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win64_vararg.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win64_vararg_float.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/win64_vararg_float_cc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/windows-SEH-support.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/windows-extern-weak.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-mingw.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-try-catch-cbz.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-try-catch-nobase.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-try-catch-realign.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-try-catch-vla.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-try-catch.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wineh-unwindhelp-via-fp.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/wrong_debug_loc_after_regalloc.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/xor.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/zext-logic-shift-load.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom