projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d0ab1a6) | patch
ir3/a7xx: cat5 mode1 has swapped tex/samp ids
authorDanylo Piliaiev <dpiliaiev@igalia.com>
Wed, 3 May 2023 17:39:46 +0000 (19:39 +0200)
committerMarge Bot <emma+marge@anholt.net>
Tue, 5 Sep 2023 16:19:29 +0000 (16:19 +0000)
commit5d0d5108d733a0b7938d18e828c95ef7d985b9bc
tree44bc6f0166f3edb12bc2d3155e8e850912f2ec33tree | snapshot
parentd0ab1a6217f23ffb27459ea17375c359c4b6c88dcommit | diff
ir3/a7xx: cat5 mode1 has swapped tex/samp ids

Though blob is not seen to even use mode1 on a740, it uses
S2EN variant instead.

Fixes:
 dEQP-VK.binding_model.descriptor_buffer.multiple.*
 dEQP-VK.binding_model.descriptor_buffer.embedded_imm_samplers.*
 dEQP-VK.pipeline.monolithic.descriptor_limits.compute_shader.*

Adapted from Jonathan Marek's changes.

Signed-off-by: Danylo Piliaiev <dpiliaiev@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23217>
src/freedreno/ir3/ir3_compiler_nir.c diff | blob | history
src/freedreno/ir3/ir3_parser.y diff | blob | history
src/freedreno/ir3/tests/disasm.c diff | blob | history
src/freedreno/isa/ir3-cat5.xml diff | blob | history
Domain: Graphics System / GL;