review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 8ef1cc9) | patch

author	Yeting Kuo <yeting.kuo@sifive.com>
	Mon, 14 Nov 2022 09:58:18 +0000 (17:58 +0800)
committer	Yeting Kuo <yeting.kuo@sifive.com>
	Wed, 16 Nov 2022 03:36:38 +0000 (11:36 +0800)
commit	5c3ca10b097eed98e04239fedf7bd3af747afba2
tree	42f407e721456a43dc204a5520eef09f93dd8572	tree \| snapshot
parent	8ef1cc9894430f6c7c722c63c227d3b84bf889e9	commit \| diff

[VP][RISCV] Add vp.bswap and RISC-V support.

The patch also added function expandVPBSWAP to expand ISD::VP_BSWAP nodes.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D137928

13 files changed:

llvm/docs/LangRef.rst		diff \| blob \| history
llvm/include/llvm/CodeGen/TargetLowering.h		diff \| blob \| history
llvm/include/llvm/IR/Intrinsics.td		diff \| blob \| history
llvm/include/llvm/IR/VPIntrinsics.def		diff \| blob \| history
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp		diff \| blob \| history
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp		diff \| blob \| history
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp		diff \| blob \| history
llvm/test/Analysis/CostModel/RISCV/int-bit-manip.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll	[new file with mode: 0644]	blob
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll	[new file with mode: 0644]	blob
llvm/unittests/IR/VPIntrinsicTest.cpp		diff \| blob \| history

Domain: System / Toolchain;