drm/amd/display: Fix detection of 4 lane for DPALT
authorHansen <Hansen.Dsouza@amd.com>
Fri, 1 Oct 2021 14:36:15 +0000 (22:36 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Wed, 6 Oct 2021 20:14:17 +0000 (16:14 -0400)
commit5a1fef027846e7635b9d320b2cc0b416fd11a3be
tree76a7b07ba34488f0b73c9a2384668010d6b18900
parenta7e397b7c45377e20542146be10231b8afa948d1
drm/amd/display: Fix detection of 4 lane for DPALT

[Why]
DPALT detection for B0 PHY has its own set of RDPCSPIPE registers

[How]
Use RDPCSPIPE registers to detect if DPALT lane is 4 lane

Reviewed-by: Charlene Liu <Charlene.Liu@amd.com>
Acked-by: Solomon Chiu <solomon.chiu@amd.com>
Signed-off-by: Hansen <Hansen.Dsouza@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
drivers/gpu/drm/amd/display/dc/dcn31/dcn31_dio_link_encoder.c
drivers/gpu/drm/amd/display/dc/dcn31/dcn31_dio_link_encoder.h