review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Matt Arsenault <Matthew.Arsenault@amd.com>
	Sat, 18 Dec 2021 15:07:00 +0000 (10:07 -0500)
committer	Matt Arsenault <Matthew.Arsenault@amd.com>
	Sat, 18 Dec 2021 15:46:15 +0000 (10:46 -0500)
commit	591371f7df3cee0429c85f2aeb4a848df8888386
tree	d9bc4fb8bc42744fdedf761e713618ba2760a07a	tree \| snapshot
parent	3362fa59ec406ba1eebe9e9ee59a04b675ef2439	commit \| diff

AMDGPU: Regenerate some mir test checks with -NEXT

64 files changed:

llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-anyext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-build-vector.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-concat-vectors.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-extract.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-sext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-trunc.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-unmerge-values.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/artifact-combiner-zext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/bug-legalization-artifact-combiner-dead-def.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomic-cmpxchg-with-success.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-add.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-and.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-fadd-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-fadd-local.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-max.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-min.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-or.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-sub.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-umax.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-umin.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xor.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-build-vector-trunc.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-build-vector.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-build-vector.s16.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-concat-vectors.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-constant.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-extract.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-insert-vector-elt.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-insert.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant-32bit.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-memory-metadata.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-memcpyinline.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-memset.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-merge-values-build-vector.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-merge-values.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sextload-constant-32bit.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sextload-flat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sextload-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sextload-local.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sextload-private.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-store-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-store.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-xor.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zextload-constant-32bit.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zextload-flat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zextload-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zextload-local.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zextload-private.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/postlegalizer-combiner-sextload-from-sextinreg.mir		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom