projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 814e9b5) | patch
drm/i915: Fix VLV eDP timing v2
authorChon Ming Lee <chon.ming.lee@intel.com>
Wed, 25 Sep 2013 07:47:51 +0000 (15:47 +0800)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Tue, 1 Oct 2013 05:45:22 +0000 (07:45 +0200)
commit58f6e632d5d24f1f510bafccc4c963a06f6a55a8
treead65a36cbff69bd5c7e2760f6998f98d08c4d9catree | snapshot
parent814e9b57c0cb56ef1f56c3099f130a3e5373564ecommit | diff
drm/i915: Fix VLV eDP timing v2

Fix the typo in previous commit for DP 1.62 divisor.
drm/i915: Move Valleyview DP DPLL divisor calc to intel_dp_set_clock v2

v2: sigh, the m1 div is 3.

Reported-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Chon Ming Lee <chon.ming.lee@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_dp.c diff | blob | history
Domain: System / Kernel;