projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f095ac1) | patch
[RISCV] Add isel patterns to use SBSET for (1 << X) by using X0 as the input.
authorCraig Topper <craig.topper@sifive.com>
Thu, 26 Nov 2020 23:08:54 +0000 (15:08 -0800)
committerCraig Topper <craig.topper@sifive.com>
Thu, 26 Nov 2020 23:35:13 +0000 (15:35 -0800)
commit5836e52063763e5d1e5f6e08b84a5bf832d0da5d
tree929755da5a8ad2c8cb6218d613e9434dbcf3a795tree | snapshot
parentf095ac11a9550530a4a54298debb8b04b36422becommit | diff
[RISCV] Add isel patterns to use SBSET for (1 << X) by using X0 as the input.
llvm/lib/Target/RISCV/RISCVInstrInfoB.td diff | blob | history
llvm/test/CodeGen/RISCV/rv32Zbs.ll diff | blob | history
llvm/test/CodeGen/RISCV/rv64Zbs.ll diff | blob | history
Domain: System / Toolchain;