projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5df1ac7) | patch
[DAG] Enable ISD::INSERT_SUBVECTOR SimplifyMultipleUseDemandedBits handling
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Fri, 31 Jan 2020 18:02:21 +0000 (18:02 +0000)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Fri, 31 Jan 2020 18:02:34 +0000 (18:02 +0000)
commit5702dadf6f574aa2a9dbfe1dfa44023cd37fc696
tree03612f524e1e23f4ab4b64ba7aa61c45d2761555tree | snapshot
parent5df1ac7846c8ec4004c91d0835e9883f7a0636a4commit | diff
[DAG] Enable ISD::INSERT_SUBVECTOR SimplifyMultipleUseDemandedBits handling

This allows SimplifyDemandedBits to call SimplifyMultipleUseDemandedBits to create a simpler ISD::INSERT_SUBVECTOR, which is particularly useful for cases where we're splitting into subvectors anyhow.
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp diff | blob | history
llvm/test/CodeGen/X86/horizontal-reduce-smin.ll diff | blob | history
llvm/test/CodeGen/X86/insertelement-ones.ll diff | blob | history
llvm/test/CodeGen/X86/vector-reduce-smin.ll diff | blob | history
Domain: System / Toolchain;