projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8289169) | patch
mlxsw: reg: Add Management UTC Register
authorShalom Toledo <shalomt@mellanox.com>
Tue, 11 Jun 2019 15:45:07 +0000 (18:45 +0300)
committerDavid S. Miller <davem@davemloft.net>
Fri, 14 Jun 2019 05:34:55 +0000 (22:34 -0700)
commit55a8b00157d27a5bf0b84bb1c49755034a5962cf
tree7b9be8288f1faaed9181b73fc4b92dbac36933eatree | snapshot
parent8289169dd26291ea6c12b8aad78587ad695ec78ecommit | diff
mlxsw: reg: Add Management UTC Register

The MTUTC register configures the HW UTC counter.

Signed-off-by: Shalom Toledo <shalomt@mellanox.com>
Reviewed-by: Petr Machata <petrm@mellanox.com>
Acked-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: Ido Schimmel <idosch@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/reg.h diff | blob | history
Domain: System / Kernel;