projects / platform / kernel / linux-rpi3.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 078f9c7) | patch
mlxsw: spectrum_buffers: Remove eg pool 3 default init and CPU port TC binding to it
authorJiri Pirko <jiri@mellanox.com>
Thu, 14 Apr 2016 16:19:20 +0000 (18:19 +0200)
committerDavid S. Miller <davem@davemloft.net>
Thu, 14 Apr 2016 20:22:04 +0000 (16:22 -0400)
commit5408f7cba341b26edf2fa5bcaaa37e52301830e2
treee8a1ebe6ac3e00c62d5f98c988c4aa8f538d9f1atree | snapshot
parent078f9c7132cbbe12c2484a817ca5f477d1641b61commit | diff
mlxsw: spectrum_buffers: Remove eg pool 3 default init and CPU port TC binding to it

Since there is no congestion control for CPU port traffic, we can change
the CPU port TC binding to pool 0 with min_buff and max_buff zeroed.
Remove initialization for pool egress pool 3 since it is no longer used
by dafault.

Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Reviewed-by: Ido Schimmel <idosch@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/spectrum_buffers.c diff | blob | history
Domain: System / Kernel; Licenses: GPL-2.0;