projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3f7985e) | patch
[PowerPC] Pre-commit FISel with PC-Rel test
authorNemanja Ivanovic <nemanja.i.ibm@gmail.com>
Fri, 21 Aug 2020 11:13:56 +0000 (06:13 -0500)
committerNemanja Ivanovic <nemanja.i.ibm@gmail.com>
Fri, 21 Aug 2020 11:58:37 +0000 (06:58 -0500)
commit519b0e3e9d6db21922d9a59c467d8b8709323a40
tree4d15c10bb1217c4eda71e9fa8e201c21687a0743tree | snapshot
parent3f7985e6ec21c21eb6d6cdd05ab206d0bcf2a770commit | diff
[PowerPC] Pre-commit FISel with PC-Rel test

Our handling of PC-Relative addressing is currently broken with
Fast ISel in 3 ways:
- FISel emits calls without handling all the PC-Rel intricacies
- FISel materializes FP constants through the TOC
- FISel materializes GV's through the TOC

As it would be unnecessarily tedious to implement all the handling
for PC-Rel in Fast ISel, we will turn off FISel for anything that
generates references to the TOC.
llvm/test/CodeGen/PowerPC/fast-isel-pcrel.ll [new file with mode: 0644] blob
Domain: System / Toolchain;