projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5912da4) | patch
i965: Adjust gen check in can_do_pipelined_register_writes
authorFrancisco Jerez <currojerez@riseup.net>
Thu, 3 Sep 2015 14:08:16 +0000 (17:08 +0300)
committerFrancisco Jerez <currojerez@riseup.net>
Wed, 9 Dec 2015 11:46:04 +0000 (13:46 +0200)
commit50c2713726f007b988502ed5e7073fae11409853
treeb6cecc08820ce59cdf49ad9c5b25b1e44a24b6a1tree | snapshot
parent5912da45a69923afa1b7f2eb5bb371d848813c41commit | diff
i965: Adjust gen check in can_do_pipelined_register_writes

Allow for pipelined register writes for gen < 7.

v2:
 * Split from another patch and adjust comment (jljusten)

Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Kristian Høgsberg <krh@bitplanet.net>
src/mesa/drivers/dri/i965/intel_extensions.c diff | blob | history
Domain: Graphics System / GL;