projects / kernel / kernel-generic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 41c018b) | patch
[ARM SMP] Ensure secondary CPUs have a clean TLB
authorRussell King <rmk@dyn-67.arm.linux.org.uk>
Thu, 28 Jul 2005 19:32:47 +0000 (20:32 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Thu, 28 Jul 2005 19:32:47 +0000 (20:32 +0100)
commit505d7b193181be029f4f9aea59e6bdbfdd1e9e76
treeffcdb1fe79171bb0e6e02c0c197541d1b73ad5b0tree | snapshot
parent41c018b7ecb60b1c2c4d5dee0cd37d32a94c45afcommit | diff
[ARM SMP] Ensure secondary CPUs have a clean TLB

Since ARMv6 CPUs will not flush the TLB on context switches, it is
possible that we may end up with some global TLB entries remaining
present, eventually upsetting userspace.  Explicitly flush the
entire TLB on secondary CPUs as they startup, after we have switched
to the init_mm page tables.

Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
arch/arm/kernel/smp.c diff | blob | history
Domain: System / Uncategorized;