projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 53942cd) | patch
[RISCV] Add test cases to show an issue with our fcvt.wu isel patterns on RV64.
authorCraig Topper <craig.topper@sifive.com>
Tue, 20 Jul 2021 05:52:05 +0000 (22:52 -0700)
committerCraig Topper <craig.topper@sifive.com>
Tue, 20 Jul 2021 05:58:42 +0000 (22:58 -0700)
commit4f1270a61e15fc43b8467885254f7246b4b75b71
tree98e4da36192ea657dcc864b6ebb90b8aefbc0e5btree | snapshot
parent53942cd4dcf6950736083a75bc4f97b7e7dd2ebfcommit | diff
[RISCV] Add test cases to show an issue with our fcvt.wu isel patterns on RV64.

The pattern we match is (sext_inreg (assertzexti32 (fp_to_uint)), i32). If
the assertzexti32 has an additional user we'll end up emitting
an fcvt.wu and an fcvt.lu.

This can happen if the original fp_to_uint before type legalization
has one user that causes a sext_inreg to be emitted and one that
doesn't.
llvm/test/CodeGen/RISCV/double-convert.ll diff | blob | history
llvm/test/CodeGen/RISCV/float-convert.ll diff | blob | history
llvm/test/CodeGen/RISCV/half-convert.ll diff | blob | history
Domain: System / Toolchain;