clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Controller
authorBiju Das <biju.das.jz@bp.renesas.com>
Sun, 1 May 2022 08:34:47 +0000 (09:34 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Thu, 5 May 2022 10:10:21 +0000 (12:10 +0200)
commit4e683604cfc1322f609afcbe053e6821832d5f19
treefbb4a46720bcee2cac70cacae3b984b44b177993
parent67f80edf8390fd8201bb285fe2b55df9e2e5edbe
clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Controller

Add clock and reset entries for SPI Multi I/O Bus Controller.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20220501083450.26541-2-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g043-cpg.c