projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 61acf5d) | patch
[mips] Forbid the use of registers t6, t7 and t8 if the target is NaCl.
authorSasa Stankovic <Sasa.Stankovic@imgtec.com>
Fri, 7 Feb 2014 17:16:40 +0000 (17:16 +0000)
committerSasa Stankovic <Sasa.Stankovic@imgtec.com>
Fri, 7 Feb 2014 17:16:40 +0000 (17:16 +0000)
commit4c80bdae7221edc7c66ca0da0f0a66e70418e50b
tree71f29ebec9d926eba01bea706c6eb9f99ad31781tree | snapshot
parent61acf5d9b0f7e7c7c0db19f84ac91b023945f508commit | diff
[mips] Forbid the use of registers t6, t7 and t8 if the target is NaCl.

Differential Revision: http://llvm-reviews.chandlerc.com/D2694

llvm-svn: 200978
llvm/lib/Target/Mips/MipsCallingConv.td diff | blob | history
llvm/lib/Target/Mips/MipsRegisterInfo.cpp diff | blob | history
llvm/lib/Target/Mips/MipsSubtarget.h diff | blob | history
llvm/test/CodeGen/Mips/fastcc.ll diff | blob | history
llvm/test/CodeGen/Mips/nacl-reserved-regs.ll [new file with mode: 0644] blob
Domain: System / Toolchain;