projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 22e3f58) | patch
[RISCV][NFC] Remove LMUL from vmv.s.x and vmv.x.s scheduler classes
authorNitin John Raj <nitin.raj@sifive.com>
Wed, 10 May 2023 00:46:43 +0000 (17:46 -0700)
committerNitin John Raj <nitin.raj@sifive.com>
Wed, 17 May 2023 10:53:07 +0000 (03:53 -0700)
commit4c6ae6e0aa39e7d5e08b437f085dc6ae447dba83
tree809cc9bfa299337d09649d777ab4c4056462e3c3tree | snapshot
parent22e3f587fd1ff97185014cb1ba723579ed2150d3commit | diff
[RISCV][NFC] Remove LMUL from vmv.s.x and vmv.x.s scheduler classes

These instructions don't read or write register groups. We only pretend they do in intrinsics and pseudoinstructions.

Differential Revision: https://reviews.llvm.org/D150238
llvm/lib/Target/RISCV/RISCVInstrInfoV.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
llvm/lib/Target/RISCV/RISCVSchedSiFive7.td diff | blob | history
llvm/lib/Target/RISCV/RISCVScheduleV.td diff | blob | history
Domain: System / Toolchain;