projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 657f8c1) | patch
[ARM] MVE: support QQPRRegClass and QQQQPRRegClass
authorMikhail Maltsev <mikhail.maltsev@arm.com>
Mon, 1 Jul 2019 16:05:23 +0000 (16:05 +0000)
committerMikhail Maltsev <mikhail.maltsev@arm.com>
Mon, 1 Jul 2019 16:05:23 +0000 (16:05 +0000)
commit4a9e3f15bbb2c0259fd8e399a0323e275e4daff9
treeddf8fa32915e4b15cc8cf1a618f3783d39778d61tree | snapshot
parent657f8c16c19e0df6234340f5755c8964268d06a4commit | diff
[ARM] MVE: support QQPRRegClass and QQQQPRRegClass

Summary:
QQPRRegClass and QQQQPRRegClass are used by the
interleaving/deinterleaving loads/stores to represent sequences of
consecutive SIMD registers.

Reviewers: ostannard, simon_tatham, dmgreen

Reviewed By: simon_tatham

Subscribers: javed.absar, kristof.beyls, hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D64009

llvm-svn: 364794
llvm/lib/Target/ARM/ARMISelLowering.cpp diff | blob | history
Domain: System / Toolchain;