projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0f4f58b) | patch
spi: rockchip: Set rx_fifo interrupt waterline base on transfer item
authorJon Lin <jon.lin@rock-chips.com>
Mon, 21 Jun 2021 10:47:57 +0000 (18:47 +0800)
committerMark Brown <broonie@kernel.org>
Wed, 23 Jun 2021 11:35:41 +0000 (12:35 +0100)
commit4a47fcdb5f8b220a396e896a4efed51c13e27d8b
tree1ff7c9f09dfa4ab09d9f4e165104328b44e327cbtree | snapshot
parent0f4f58b847b23d79185ad20ecf629c9f913f4f41commit | diff
spi: rockchip: Set rx_fifo interrupt waterline base on transfer item

The error here is to calculate the width as 8 bits. In fact, 16 bits
should be considered.

Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Link: https://lore.kernel.org/r/20210621104800.19088-4-jon.lin@rock-chips.com
Signed-off-by: Mark Brown <broonie@kernel.org>
drivers/spi/spi-rockchip.c diff | blob | history
Domain: System / Kernel;