MIPS: features: Add initial support for Segmentation Control registers
authorSteven J. Hill <Steven.Hill@imgtec.com>
Thu, 14 Nov 2013 16:12:24 +0000 (16:12 +0000)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 22 Jan 2014 19:18:58 +0000 (20:18 +0100)
commit4a0156fbfb78b8006ce9b2ffac9383b7d4a8192b
tree316ae10e4705f42a0690d44254be218c4bedbc03
parent1745c1ef88c095a99c95d13b275774d18774465d
MIPS: features: Add initial support for Segmentation Control registers

MIPS32R3 introduced a new set of Segmentation Control registers which
increase the flexibility of the segmented-based memory scheme.

Signed-off-by: Steven J. Hill <Steven.Hill@imgtec.com>
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/6131/
arch/mips/include/asm/cpu-features.h
arch/mips/include/asm/cpu.h
arch/mips/include/asm/mipsregs.h
arch/mips/kernel/cpu-probe.c