projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6a572b8) | patch
[GlobalISel][X86_64] Support for G_SITOFP
authorAlexander Ivchenko <alexander.ivchenko@intel.com>
Tue, 10 Jul 2018 16:38:35 +0000 (16:38 +0000)
committerAlexander Ivchenko <alexander.ivchenko@intel.com>
Tue, 10 Jul 2018 16:38:35 +0000 (16:38 +0000)
commit48ca0550ddccc3a9c46ab11600cf77688cbdb62c
treee09d9342b6bf319beafc9bf0f4abc9d0f50d45detree | snapshot
parent6a572b8e79df12af6ff5767e15d7a8acfb085feccommit | diff
[GlobalISel][X86_64] Support for G_SITOFP

The instruction selection is automatically handled by tablegen

llvm-svn: 336703
llvm/lib/Target/X86/X86LegalizerInfo.cpp diff | blob | history
llvm/lib/Target/X86/X86RegisterBankInfo.cpp diff | blob | history
llvm/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir diff | blob | history
llvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir [new file with mode: 0644] blob
llvm/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir [new file with mode: 0644] blob
Domain: System / Toolchain;