projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 40a6dd7) | patch
arm64: dts: renesas: rzg2l: Add missing cache-level properties
authorPierre Gondois <pierre.gondois@arm.com>
Mon, 7 Nov 2022 15:57:11 +0000 (16:57 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 8 Nov 2022 13:33:09 +0000 (14:33 +0100)
commit4662d6e8c9b0035581ffc31cab80ea5963bd9f24
tree38e587183d90b181257a92049ff04e9c02368317tree | snapshot
parent40a6dd7b94172d9fce1dec99e8c0345491990970commit | diff
arm64: dts: renesas: rzg2l: Add missing cache-level properties

The DeviceTree Specification v0.3 specifies that the cache node
'cache-level' property is 'required'.  Cf. s3.8 Multi-level and Shared
Cache Nodes.

Update the Device Trees accordingly.

Signed-off-by: Pierre Gondois <pierre.gondois@arm.com>
Link: https://lore.kernel.org/r/20221107155825.1644604-19-pierre.gondois@arm.com
[geert: Update description]
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
arch/arm64/boot/dts/renesas/r9a07g043u.dtsi diff | blob | history
arch/arm64/boot/dts/renesas/r9a07g044.dtsi diff | blob | history
arch/arm64/boot/dts/renesas/r9a07g054.dtsi diff | blob | history
Domain: System / Kernel;