projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(merge: efa0b82 0de459a)
Merge tag 'hisi-arm64-dt-for-6.2' of https://github.com/hisilicon/linux-hisi into...
authorArnd Bergmann <arnd@arndb.de>
Mon, 21 Nov 2022 10:43:39 +0000 (11:43 +0100)
committerArnd Bergmann <arnd@arndb.de>
Mon, 21 Nov 2022 14:02:17 +0000 (15:02 +0100)
commit4614161b0667db4fd94b59b9fdd13587cdf4df63
treea57404153cde30907858e68128933c83f21004d4tree | snapshot
parentefa0b8251f953d790f19083fb90f58b241e957f7commit | diff
parent0de459a3260a58169c55e2d1acf27da5ad8b635fcommit | diff
Merge tag 'hisi-arm64-dt-for-6.2' of https://github.com/hisilicon/linux-hisi into soc/dt

ARM64: DT: HiSilicon ARM64 DT updates for 6.2

- Add missing cache-level properties

* tag 'hisi-arm64-dt-for-6.2' of https://github.com/hisilicon/linux-hisi:
  arm64: dts: Update cache properties for hisilicon

Link: https://lore.kernel.org/r/63744D38.9010700@hisilicon.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Domain: System / Kernel;