projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: faf8e9f) | patch
[GlobalISel] Don't RegBankSelect target-specific instructions.
authorAhmed Bougacha <ahmed.bougacha@gmail.com>
Tue, 2 Aug 2016 11:41:16 +0000 (11:41 +0000)
committerAhmed Bougacha <ahmed.bougacha@gmail.com>
Tue, 2 Aug 2016 11:41:16 +0000 (11:41 +0000)
commit45eb3b94d4e1327a9538fdb9536abc6659626928
tree8606f2d9632d43cbf202b884140e193e953302c0tree | snapshot
parentfaf8e9f8c65a4ad8577189688dd373f124f7052fcommit | diff
[GlobalISel] Don't RegBankSelect target-specific instructions.

They don't have types and should be using register classes.

llvm-svn: 277447
llvm/include/llvm/Target/TargetOpcodes.h diff | blob | history
llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir diff | blob | history
Domain: System / Toolchain;