projects / contrib / beignet.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4930052) | patch
Fixed TYPED_WRITE instruction bug for SRC register allocation.
authorZhigang Gong <zhigang.gong@linux.intel.com>
Wed, 16 Jan 2013 07:43:29 +0000 (15:43 +0800)
committerZhigang Gong <zhigang.gong@linux.intel.com>
Wed, 10 Apr 2013 06:51:32 +0000 (14:51 +0800)
commit4463e04659d9dcb0856de4a20f6efe3bdaf00c19
tree099d8a35c037bc8b8f934f4de224968cb3006275tree | snapshot
parent49300527c19e563831aee0f39bb0a8b4eda76b56commit | diff
Fixed TYPED_WRITE instruction bug for SRC register allocation.

The previous implementation incorrectly treat the BTI/U/V as
destination register. And this breaks the DAG analysis when
do the instrunction selection. This patch fixes this bug.

Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Reviewed-by: Lu Guanqun <guanqun.lu@intel.com>
backend/src/backend/gen_insn_selection.cpp diff | blob | history
backend/src/ir/instruction.cpp diff | blob | history
backend/src/ir/instruction.hpp diff | blob | history
backend/src/llvm/llvm_gen_backend.cpp diff | blob | history
Domain: SCM / Uncategorized;