projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4bc4b5f) | patch
AMDGPU: Add new amdgcn workitem intrinsics
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Sat, 30 Jan 2016 04:25:19 +0000 (04:25 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Sat, 30 Jan 2016 04:25:19 +0000 (04:25 +0000)
commit43976df0dabbd2510ffcf0a8ef92c01815623c23
treed3959aace794918ad938c405160beaf50b1d2dbdtree | snapshot
parent4bc4b5f4b8d891d19ed7b11e0bbebd2bfb615de4commit | diff
AMDGPU: Add new amdgcn workitem intrinsics

These use the correct prefix and follow the HSA naming convention
rather than the config register option names.

llvm-svn: 259293
llvm/include/llvm/IR/IntrinsicsAMDGPU.td diff | blob | history
llvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp diff | blob | history
llvm/lib/Target/AMDGPU/SIISelLowering.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workgroup.id.ll [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id.ll [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/work-item-intrinsics.ll diff | blob | history
Domain: System / Toolchain;