projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a287550) | patch
[RISCV] Add RV64 test cases for vsuxseg.
authorHsiangkai Wang <kai.wang@sifive.com>
Thu, 21 Jan 2021 15:41:12 +0000 (23:41 +0800)
committerHsiangkai Wang <kai.wang@sifive.com>
Sat, 23 Jan 2021 00:54:56 +0000 (08:54 +0800)
commit438e118c29a0610dbd44569aff54b5d87684b333
tree04d7187e3575377fe93153b572068c342286facdtree | snapshot
parenta28755003782b97062b19867cfab201816d8dd5fcommit | diff
[RISCV] Add RV64 test cases for vsuxseg.

Differential Revision: https://reviews.llvm.org/D95197
llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll [new file with mode: 0644] blob
Domain: System / Toolchain;