projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 13a51e0) | patch
[RISCV][VP][NFC] Add tests for VP_MUL and VP_[US]DIV
authorFraser Cormack <fraser@codeplay.com>
Wed, 5 May 2021 12:08:11 +0000 (13:08 +0100)
committerFraser Cormack <fraser@codeplay.com>
Wed, 5 May 2021 12:08:57 +0000 (13:08 +0100)
commit437468f31942433c55bd2ceefeaaa0e8924deb1b
tree2c8b420c2eb7ee2f49ad0158ece9ba4fbc39559etree | snapshot
parent13a51e017c09ce449ba2ec0024baf356d6dfcbadcommit | diff
[RISCV][VP][NFC] Add tests for VP_MUL and VP_[US]DIV

As agreed in D101826, these are follow-up tests for the RISC-V VP
support.
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmul-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vmul-vp.ll [new file with mode: 0644] blob
Domain: System / Toolchain;