projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 989f3f0) | patch
[RISCV] Add overrides of isLoadFromStackSlot/isStoreFromStackSlot signatures that...
authorCraig Topper <craig.topper@sifive.com>
Sun, 12 Mar 2023 16:45:46 +0000 (09:45 -0700)
committerCraig Topper <craig.topper@sifive.com>
Sun, 12 Mar 2023 16:52:49 +0000 (09:52 -0700)
commit40582493f06375f0b8199626cdd690aab608f5ae
tree157c2c0a8f20aab2c342aab90b38dce1d8cc252btree | snapshot
parent989f3f080e40e6d192a35630e3e04c326015eacccommit | diff
[RISCV] Add overrides of isLoadFromStackSlot/isStoreFromStackSlot signatures that don't have MemBytes.

D145471 added overrides of the other signature to return MemBytes,
but shouldn't have removed these overrides.

These signatures will now call the MemBytes signature and ignore
the MemBytes. This matches X86.
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfo.h diff | blob | history
Domain: System / Toolchain;