projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5b898bd) | patch
[MIPS] Add a baseline test showing current inefficient hidden sret lowering
authorAlex Richardson <Alexander.Richardson@cl.cam.ac.uk>
Fri, 29 Mar 2019 12:06:40 +0000 (12:06 +0000)
committerAlex Richardson <Alexander.Richardson@cl.cam.ac.uk>
Mon, 4 May 2020 13:44:39 +0000 (14:44 +0100)
commit3fc738846e156acc7b26607d9a7c78210478a75d
tree78d98d03d7ab992fc5a00a33b99d1fcc1a82e5c2tree | snapshot
parent5b898bddff51b03479e7223c0241487acace804acommit | diff
[MIPS] Add a baseline test showing current inefficient hidden sret lowering

SelectionDAGBuilder currently doesn't propagate the known alignment of
the sret parameter. This is inefficient for MIPS and highly inefficient for
our out-of-tree CHERI-extended MIPS since we don't have lwl/lwr so fall back
to byte loads for align == 1.
llvm/test/CodeGen/Mips/implicit-sret.ll [new file with mode: 0644] blob
Domain: System / Toolchain;