projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 59892de) | patch
arm64: dts: qcom: ipq6018: enable the GICv2m support
authorKathiravan T <quic_kathirav@quicinc.com>
Tue, 8 Feb 2022 15:35:25 +0000 (21:05 +0530)
committerBjorn Andersson <bjorn.andersson@linaro.org>
Fri, 11 Feb 2022 00:12:05 +0000 (18:12 -0600)
commit3d44861d006b18649306cbade242c865e9068b6e
tree9e88e0c5e13f526a995ff66f5edd57596893f8fbtree | snapshot
parent59892de947f0ca1d65426f7a6c6e258863fa65d7commit | diff
arm64: dts: qcom: ipq6018: enable the GICv2m support

GIC used in the IPQ6018 SoCs has one instance of the GICv2m extension,
which supports upto 32 MSI interrupts. Lets add support for the same.

Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/1644334525-11577-3-git-send-email-quic_kathirav@quicinc.com
arch/arm64/boot/dts/qcom/ipq6018.dtsi diff | blob | history
Domain: System / Kernel;