drm/amdgpu/swsmu/smu12: fix force clock handling for mclk
authorAlex Deucher <alexander.deucher@amd.com>
Mon, 28 Sep 2020 18:16:25 +0000 (14:16 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Tue, 29 Sep 2020 21:09:59 +0000 (17:09 -0400)
commit3c26d0314c10ceb77511e2cc81894001d488c1d0
treedeae39a868d0aa6cb06bbb325534eae2617ab495
parenta39d0d7bdf8c21ac7645c02e9676b5cb2b804c31
drm/amdgpu/swsmu/smu12: fix force clock handling for mclk

The state array is in the reverse order compared to other asics
(high to low rather than low to high).

Bug: https://gitlab.freedesktop.org/drm/amd/-/issues/1313
Reviewed-by: Prike Liang <Prike.Liang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/powerplay/renoir_ppt.c