projects / platform / upstream / coreclr.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5b23086) | patch
ARM: increase small reg set for jitStressRegs=3 (#18462)
authorCarol Eidt <carol.eidt@microsoft.com>
Thu, 14 Jun 2018 19:24:16 +0000 (12:24 -0700)
committerGitHub <noreply@github.com>
Thu, 14 Jun 2018 19:24:16 +0000 (12:24 -0700)
commit38fc21129e23f6d5ff37755452f4b95f07de6c56
treeb4a955e515163149fb182d3970f5fff3102fd629tree | snapshot
parent5b230860900aab1c4023e729c33006b1b09107f8commit | diff
ARM: increase small reg set for jitStressRegs=3 (#18462)

We may need two registers (base + offset) to set up the target register for a virtual call.

Fix #18228
src/jit/lsra.h diff | blob | history
Domain: Dotnet / Core;