projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eaff336) | patch
clk: renesas: r9a07g044: Add SDHI clock and reset entries
authorBiju Das <biju.das.jz@bp.renesas.com>
Thu, 7 Oct 2021 11:14:34 +0000 (12:14 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Fri, 8 Oct 2021 13:10:36 +0000 (15:10 +0200)
commit373bd6f487562e8727bc842e9983b093d57968cc
treeee3fae4574573a3b47c47aafd688ea8230c5d709tree | snapshot
parenteaff33646f4cb6a541d01013b0a222f03f6dfac3commit | diff
clk: renesas: r9a07g044: Add SDHI clock and reset entries

Add SDHI{0,1} mux, clock and reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20211007111434.8665-3-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g044-cpg.c diff | blob | history
drivers/clk/renesas/rzg2l-cpg.h diff | blob | history
Domain: System / Kernel;