projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b6e344c) | patch
[RISCV] Replace i64:$r in tablegen patterns with GPR:$r. NFC
authorCraig Topper <craig.topper@sifive.com>
Tue, 20 Dec 2022 04:52:33 +0000 (20:52 -0800)
committerCraig Topper <craig.topper@sifive.com>
Tue, 20 Dec 2022 04:52:33 +0000 (20:52 -0800)
commit36179ec2187a8cff935d57b6fc2d1a7585b99fcd
tree22a4e17d23468e62510c139f1697508a2c38bf81tree | snapshot
parentb6e344ce91c8796331fca7644eb8c748ac5391eccommit | diff
[RISCV] Replace i64:$r in tablegen patterns with GPR:$r. NFC

It's much more common to use a register class rather than a type.

Add an additional i64 cast to the patterns where needed to avoid
increasing isel table size.
llvm/lib/Target/RISCV/RISCVInstrInfoXVentana.td diff | blob | history
Domain: System / Toolchain;