projects / platform / upstream / tvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1f62d95) | patch
[VTA] [Hardware] Chisel implementation (#3258)
authorLuis Vega <vegaluisjose@users.noreply.github.com>
Wed, 5 Jun 2019 17:17:11 +0000 (10:17 -0700)
committerTianqi Chen <tqchen@users.noreply.github.com>
Wed, 5 Jun 2019 17:17:11 +0000 (10:17 -0700)
commit32f74f31c8100dd562621c2c8005b87db2d3e6f0
tree2c11027ec9a081edbdcbc40da0567ea97e7f025atree | snapshot
parent1f62d9561c1d3834937f1a1119165f3e8fd12effcommit | diff
[VTA] [Hardware] Chisel implementation (#3258)
43 files changed:
cmake/config.cmake diff | blob | history
cmake/modules/VTA.cmake diff | blob | history
vta/apps/tsim_example/README.md diff | blob | history
vta/apps/tsim_example/cmake/modules/hw.cmake diff | blob | history
vta/hardware/chisel/Makefile diff | blob | history
vta/hardware/chisel/src/main/resources/verilog/VTAHostDPI.v diff | blob | history
vta/hardware/chisel/src/main/scala/core/Compute.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Configs.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Core.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Decode.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Fetch.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/ISA.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Load.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/LoadUop.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Semaphore.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/Store.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorAlu.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorGemm.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorLoad.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorStore.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/TensorUtil.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/core/package.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/dpi/VTAHostDPI.scala diff | blob | history
vta/hardware/chisel/src/main/scala/dpi/VTAMemDPI.scala diff | blob | history
vta/hardware/chisel/src/main/scala/interface/axi/AXI.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/Configs.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/SimShell.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/VCR.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/VME.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/VTAShell.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/shell/XilinxShell.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/test/Test.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/util/Config.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/util/GenericParameterizedBundle.scala [new file with mode: 0644] blob
vta/hardware/chisel/src/main/scala/vta/Configs.scala [new file with mode: 0644] blob
vta/hardware/dpi/tsim_device.cc diff | blob | history
vta/include/vta/driver.h diff | blob | history
vta/python/vta/environment.py diff | blob | history
vta/python/vta/testing/simulator.py diff | blob | history
vta/python/vta/testing/util.py diff | blob | history
vta/src/runtime.cc diff | blob | history
vta/src/tsim/tsim_driver.cc [new file with mode: 0644] blob
vta/tests/python/unittest/test_vta_insn.py diff | blob | history
Domain: Machine Learning / ML Framework;