projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e3406c4) | patch
[X86][SSE] Improve bool vector extload (PR26091)
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Thu, 30 May 2019 10:25:20 +0000 (10:25 +0000)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Thu, 30 May 2019 10:25:20 +0000 (10:25 +0000)
commit32aac1727a2ab3031ad0878330059f94cca7b5dc
tree5ac5d76a5b14e734a1dc65e23dadd17a960215f0tree | snapshot
parente3406c42a42153781935e6dcf9d2561aa316dff5commit | diff
[X86][SSE] Improve bool vector extload (PR26091)

We already have good codegen for (vXiY *ext(vXi1 bitcast(iX))) cases, this patch uses it for loads of vXi1 types as well - changing the load into a iX integer load, and bitcasting so that combineToExtendBoolVectorInReg can then use it.

Differential Revision: https://reviews.llvm.org/D62449

llvm-svn: 362081
llvm/lib/Target/X86/X86ISelLowering.cpp diff | blob | history
llvm/test/CodeGen/X86/vector-sext-widen.ll diff | blob | history
llvm/test/CodeGen/X86/vector-sext.ll diff | blob | history
Domain: System / Toolchain;