projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bbceb13) | patch
clk: renesas: r9a07g043: Add MTU3a clock and reset entry
authorBiju Das <biju.das.jz@bp.renesas.com>
Fri, 14 Jul 2023 07:56:49 +0000 (08:56 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 25 Jul 2023 09:12:28 +0000 (11:12 +0200)
commit2fd3f06b527e6ffaa929129a267386961e20a86c
tree69550c1804ca9158669e15426282554cda750a8atree | snapshot
parentbbceb13ce2c7b084bbbf2463ac8ac2b1f2bd2949commit | diff
clk: renesas: r9a07g043: Add MTU3a clock and reset entry

Add MTU3a clock and reset entry to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230714075649.146978-1-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g043-cpg.c diff | blob | history
Domain: System / Kernel;