projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7b26dca) | patch
[mlir][llvm] Use interfaces in the translation to LLVMIR.
authorTobias Gysi <tobias.gysi@nextsilicon.com>
Thu, 2 Mar 2023 11:55:57 +0000 (12:55 +0100)
committerTobias Gysi <tobias.gysi@nextsilicon.com>
Thu, 2 Mar 2023 12:00:57 +0000 (13:00 +0100)
commit2ea6bb645eff7219c10eda83866bd27c1da462e1
tree86142fa2bed84ccdbe99b3c355a603dc29aee2d5tree | snapshot
parent7b26dcae9eaf8cdcba7fef032fd83d060dffd4b4commit | diff
[mlir][llvm] Use interfaces in the translation to LLVMIR.

The revision consistently uses the AliasAnalysisOp and AccessGroupOp
interfaces in the translation from MLIR to LLVMIR. It thus drops the
last string based lookups of alias scope and access group attributes.

Depends on D144851

Reviewed By: Dinistro

Differential Revision: https://reviews.llvm.org/D145037
mlir/include/mlir/Target/LLVMIR/ModuleTranslation.h diff | blob | history
mlir/lib/Target/LLVMIR/LoopAnnotationTranslation.cpp diff | blob | history
mlir/lib/Target/LLVMIR/LoopAnnotationTranslation.h diff | blob | history
mlir/lib/Target/LLVMIR/ModuleTranslation.cpp diff | blob | history
Domain: System / Toolchain;