Fix for aarch64 sim sxtl/uxtl insns, plus another fix for addv.
authorJim Wilson <jim.wilson@linaro.org>
Sun, 19 Feb 2017 21:16:56 +0000 (13:16 -0800)
committerJim Wilson <jim.wilson@linaro.org>
Sun, 19 Feb 2017 21:16:56 +0000 (13:16 -0800)
commit2e7e5e28909bcffe2267b417f9cff0441b576fba
treec2aac362b90239464de9622e1cbdecc7e58851f1
parentceae703d41819c1f03e3250b6e6df64dc6e7d3ff
Fix for aarch64 sim sxtl/uxtl insns, plus another fix for addv.

sim/aarch64/
* simulator.c (do_vec_ADDV): Mov val declaration inside each case,
with type set to input type size.
(do_vec_xtl): Change bias from 3 to 4 for byte case.

sim/testsuite/sim/aarch64/
* bit.s: Change cmp immediates to account for addv bug fix.
* cmtst.s, ldn_single.s, stn_single.s: Likewise.
* xtl.s: New.
sim/aarch64/ChangeLog
sim/aarch64/simulator.c
sim/testsuite/sim/aarch64/ChangeLog
sim/testsuite/sim/aarch64/bit.s
sim/testsuite/sim/aarch64/cmtst.s
sim/testsuite/sim/aarch64/ldn_single.s
sim/testsuite/sim/aarch64/stn_single.s
sim/testsuite/sim/aarch64/xtl.s [new file with mode: 0644]