clk: qcom: gcc: Add PCIe0 and PCIe1 GDSC for SM8150
authorBhupesh Sharma <bhupesh.sharma@linaro.org>
Wed, 2 Mar 2022 20:30:41 +0000 (02:00 +0530)
committerBjorn Andersson <bjorn.andersson@linaro.org>
Wed, 9 Mar 2022 14:53:29 +0000 (08:53 -0600)
commit2dc63e768ce2fbf24cb49c858f549596bb30a0a0
treea834d89c6919cc7e912ef68a4afc505ef6f0d35c
parentb527358cb4cd58a8279c9062b0786f1fab628fdc
clk: qcom: gcc: Add PCIe0 and PCIe1 GDSC for SM8150

Add the PCIe0 and PCIe1 GDSC defines & driver structures for SM8150.

Cc: Stephen Boyd <sboyd@kernel.org>
Cc: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220302203045.184500-4-bhupesh.sharma@linaro.org
drivers/clk/qcom/gcc-sm8150.c
include/dt-bindings/clock/qcom,gcc-sm8150.h