projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e56c6f3) | patch
[LegalizeVectorOps][RISCV] Support condition code legalization for ISD::STRICT_FSETCC...
authorCraig Topper <craig.topper@sifive.com>
Sun, 30 Apr 2023 05:55:41 +0000 (22:55 -0700)
committerCraig Topper <craig.topper@sifive.com>
Sun, 30 Apr 2023 05:55:41 +0000 (22:55 -0700)
commit2d58925362eb59c5b3e74019afb8e35b712913bd
treeb1aa621d8eab9d1be416d641f1166b9eca152ac5tree | snapshot
parente56c6f3a8ca8d90ae6c15b4323da390b895f47dccommit | diff
[LegalizeVectorOps][RISCV] Support condition code legalization for ISD::STRICT_FSETCC/FSETCCS during LegalizeVectorOps.

Switch RISC-V to legalize during LegalizeVectorOps instead of
LegalizeDAG. LegalizeDAG uses the OpVT for legalize action while
LegalizeVectorOps uses the result VT. We really should fix that.
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
Domain: System / Toolchain;