review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Craig Topper <craig.topper@sifive.com>
	Mon, 27 Mar 2023 16:15:53 +0000 (09:15 -0700)
committer	Craig Topper <craig.topper@sifive.com>
	Mon, 27 Mar 2023 16:50:17 +0000 (09:50 -0700)
commit	29463612d21b7d630476fcecdc8301ddf5634bf7
tree	d48e10ca89b0b3dfc9c316caf4ec178509e3d945	tree \| snapshot
parent	edc1c8d290efb998a99a08de025d1c63f834c605	commit \| diff

[RISCV] Replace RISCV -> RISC-V in comments. NFC

To be consistent with RISC-V branding guidelines
https://riscv.org/about/risc-v-branding-guidelines/
Think we should be using RISC-V where possible.

More patches will follow.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D146449

85 files changed:

clang/lib/Basic/Targets/RISCV.cpp		diff \| blob \| history
clang/lib/Basic/Targets/RISCV.h		diff \| blob \| history
clang/lib/CodeGen/TargetInfo.cpp		diff \| blob \| history
clang/lib/Driver/ToolChains/Arch/RISCV.cpp		diff \| blob \| history
clang/lib/Driver/ToolChains/Arch/RISCV.h		diff \| blob \| history
clang/lib/Driver/ToolChains/RISCVToolchain.cpp		diff \| blob \| history
clang/lib/Driver/ToolChains/RISCVToolchain.h		diff \| blob \| history
compiler-rt/lib/sanitizer_common/sanitizer_stacktrace.h		diff \| blob \| history
lld/ELF/InputSection.cpp		diff \| blob \| history
llvm/include/llvm/Support/RISCVISAInfo.h		diff \| blob \| history
llvm/include/llvm/TargetParser/RISCVTargetParser.h		diff \| blob \| history
llvm/lib/Support/RISCVISAInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVInstructionSelector.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/GISel/RISCVRegisterBanks.td		diff \| blob \| history
llvm/lib/Target/RISCV/MCA/RISCVCustomBehaviour.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCA/RISCVCustomBehaviour.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFObjectWriter.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFStreamer.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCAsmInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCAsmInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCObjectFileInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCObjectFileInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVTargetStreamer.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/MCTargetDesc/RISCVTargetStreamer.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCV.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCV.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVCallingConv.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVCodeGenPrepare.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVFeatures.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVFrameLowering.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVFrameLowering.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVGatherScatterLowering.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVISelLowering.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrFormats.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrFormatsC.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrFormatsV.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrInfo.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVInstrInfoC.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVMCInstLower.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVMacroFusion.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVMacroFusion.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVProcessors.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVRedundantCopyElimination.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVRegisterInfo.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVSchedule.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVScheduleV.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVScheduleZb.td		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVSubtarget.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVSubtarget.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetMachine.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetMachine.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetObjectFile.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetObjectFile.h		diff \| blob \| history
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/TargetInfo/RISCVTargetInfo.cpp		diff \| blob \| history
llvm/lib/Target/RISCV/TargetInfo/RISCVTargetInfo.h		diff \| blob \| history
llvm/lib/TargetParser/RISCVTargetParser.cpp		diff \| blob \| history
llvm/utils/TableGen/CodeGenRegisters.cpp		diff \| blob \| history
llvm/utils/TableGen/RISCVTargetDefEmitter.cpp		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom