projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6082051) | patch
[LLDB][ARM] Generalise adding register state in emulation tests and add D registers
authorDavid Spickett <david.spickett@linaro.org>
Fri, 22 Jul 2022 14:13:32 +0000 (14:13 +0000)
committerDavid Spickett <david.spickett@linaro.org>
Tue, 26 Jul 2022 08:22:26 +0000 (08:22 +0000)
commit290c4bc7be45a29d98ea2e8460ef50f4924a1c4b
tree09e77d49e88394678989384d5a6c3810ba6e1c4btree | snapshot
parent6082051da158699864fc873df494ad66e271ee22commit | diff
[LLDB][ARM] Generalise adding register state in emulation tests and add D registers

Since some s and d registers overlap we will error if we find both.
This prevents you overwriting one with the other in a test case.

Reviewed By: clayborg

Differential Revision: https://reviews.llvm.org/D130462
lldb/source/Plugins/Instruction/ARM/EmulationStateARM.cpp diff | blob | history
lldb/source/Plugins/Instruction/ARM/EmulationStateARM.h diff | blob | history
Domain: System / Toolchain;